

[illegible]

The present invention relates to the field of electronic circuits, and, more particularly, to methods for forming electronic circuits on dielectric layers.

5

15

To overcome this limitation, the RF component may be separated from the substrate. Prior art methods

for removing the RF component from the substrate typically require etching a window through an opposite side of the substrate to release the membrane. This so-called "backside" etching may include using hot
5 potassium hydroxide (KOH) to etch a silicon substrate, for example, where the dielectric layer acts as an etch stop layer. One difficulty with backside etching is that it requires careful double-sided alignment to make sure that the etched area corresponds with the
10 membrane. Furthermore, due to the corrosiveness of the KOH, any exposed portions of the substrate must be protected from the etchant, e.g., by using a mask. Having to deposit and remove such a mask requires additional processing time and costs. Also, the etch
15 rate of KOH is about 100 μm per hour. As a result, typical etch times for an eight inch wafer, for example, may be seven hours or greater.

A prior art technique which addresses some of the difficulties associated with backside etching is
20 disclosed in U.S. Patent No. 5,853,601 to Krishaswamy et al. entitled "Top-Via Etch Technique for Forming Dielectric Membranes." The patent is directed to methods for forming film bulk acoustic resonators (FBAR). The structure of an FBAR includes a substrate
25 having a cavity on a surface thereof, a membrane on the substrate extending over the surface cavity, a first electrode on the membrane, a piezoelectric layer on the first membrane, and a second electrode layer on the piezoelectric layer. The method disclosed in the
30 patent includes forming vias or openings through the membrane layer and isotropically etching the substrate through the vias using a dry etch process including an SF_6 gas. While this method does address the difficulty of backside alignment, it does not teach how to release
35 the RF component from the substrate. Furthermore, the

etching process disclosed in the patent still requires a relatively long etch time due to the nature of the reactive ion etchant. Such an etchant may also damage delicate circuit components of RF circuits like those described above.

Summary of the Invention

In view of the foregoing background, it is therefore an object of the invention to provide a method for making a radio frequency (RF) component on a dielectric layer which alleviates the above noted problems associated with the prior art.

This and other objects, features, and advantages in accordance with the present invention are provided by a method for making an RF component including forming a dielectric layer on a semiconductor substrate and forming and patterning a conductive layer on the dielectric layer to define the RF component. The dielectric layer may include SiN, the conductive layer may include aluminum, and the semiconductor substrate may include silicon, for example. At least one opening may be formed through the RF component at least to the semiconductor substrate. Moreover, the at least one opening may either extend into the semiconductor substrate or substantially terminate at a surface of the semiconductor substrate. The RF component may then be released from the semiconductor substrate by exposing the semiconductor substrate to an etchant passing through the at least one opening to the semiconductor substrate.

Releasing the RF component may include exposing the semiconductor substrate to a dry etchant, such as XeF_2 , for example. The at least one opening may have a diameter in a range of about .5 to 20 μm . Also, forming the at least one opening may include forming a

plurality of openings laterally adjacent to portions of the conductive layer with no openings extending through the conductive layer. The plurality of openings may be formed in a predetermined pattern having substantially
5 uniform spacing between adjacent openings, where the substantially uniform spacing is in a range of about 20 to about 200 μm , for example.

An RF component according to the invention is also provided. The RF component may include a
10 dielectric layer having opposing first and second major surfaces, the first surface being free from a semiconductor substrate, the dielectric layer having a plurality of openings extending between the first and second opposing major surfaces. The RF component may
15 also include a patterned conductive layer on the second major surface of the dielectric layer.

Brief Description of the Drawings

FIG. 1 is a cross-sectional diagram of a semiconductor substrate having a dielectric layer
20 formed thereon according to the present invention.

FIG. 2 is a cross-sectional diagram of the semiconductor substrate of FIG. 1 after the dielectric layer is patterned.

FIG. 3 is a cross-sectional diagram of the
25 semiconductor substrate and patterned dielectric layer of FIG. 2 after the formation of a conductive layer thereon.

FIG. 4 is a cross-sectional diagram of the semiconductor substrate, patterned dielectric layer and
30 conductive layer of FIG. 3 after patterning of the conductive layer to thereby form an RF component.

FIG. 5 is a top view showing the patterned conductive layer of FIG. 4.

FIG. 6 is a cross-sectional view of the semiconductor substrate and patterned dielectric and conductive layers of FIG. 4 after forming openings in the dielectric layer.

5 FIG. 7 is a top view showing the openings of FIG. 6.

FIG. 8 is a cross-sectional view of the semiconductor substrate and patterned dielectric and conductive layers for FIG. 6 illustrating releasing of
10 the patterned and conductive dielectric layers from the semiconductor substrate.

FIG. 9 is a perspective view of an RF component according to the present invention.

Detailed Description of the Preferred Embodiments

15 The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should
20 not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like
25 elements throughout. Also, the dimensions of layers and regions may be exaggerated in the figures for greater clarity.

Referring now to the cross-sectional view of FIG. 1, a method for making a radio frequency (RF)
30 component is first described. The method includes forming a dielectric layer **11** on a semiconductor substrate **12**. The semiconductor substrate **12** may include silicon and the dielectric layer **11** may include

SiN, for example. The dielectric layer **11** may be formed using conventional techniques known to those in the art (e.g., chemical vapor deposition). The dielectric layer **11** may then be patterned, again using conventional techniques, as shown in FIG. 2.

Sub **11** A conductive layer **13** is then formed using conventional techniques on the dielectric layer **11** (FIG. 3). The conductive layer **13** may then be patterned to define an RF component **10**, as shown in FIGS. 4 and 5. Again, conventional lithographic and etch techniques known in the art may be used to pattern the conductive layer **13**. The conductive layer may be aluminum, for example, although those of skill in the art will appreciate that other suitable conductors may be used as well. The conductive layer **13** of a typical RF component may be patterned to be an inductor or a capacitor, for example, though other circuit configurations are also possible.

At least one opening **14** is then formed through the RF component **10** at least to the semiconductor substrate **12**, as seen in FIG. 6. In the illustrated example, six openings are formed in the RF component **10**, as can be seen in the top view of FIG. 7. Of course, any number of openings **14** may be formed and the number selected will depend upon the size and shape of the component, the materials being used, etc., as will be appreciated by those of skill in the art. Specifically, the openings may substantially terminate at a surface of the semiconductor substrate **12**, as shown in FIG. 6, or extend into the semiconductor substrate (not shown). The openings **14** may be formed using conventional lithographic and etch techniques, for example, as will be appreciated by those of skill in the art.

The openings **14** are preferably formed laterally adjacent portions of the conductive layer **13** with no openings extending through the conductive layer. Furthermore, the openings **14** may be formed in a predetermined pattern with substantially uniform spacing between adjacent openings. For example, the substantially uniform spacing may be in a range of about 20 to about 200 μm . Also, each of the openings **14** may have a diameter in a range of .5 to 20 μm , for example.

The RF component **10** may then be released from the semiconductor substrate **12** by exposing the semiconductor substrate to an etchant passing through the openings **14** to the semiconductor substrate, as illustrated in FIG. 8. The etchant may be a dry etchant, such as xenon difluoride (XeF_2) gas, for example. The XeF_2 may be used to etch silicon isotropically at a rate in a range of up to about 10 μm per minute, for example. Furthermore, by appropriately spacing the predetermined pattern of openings **14** for a given RF component, the semiconductor substrate **12** only needs to be etched in small amounts in each of the defined regions. The combination of the increased etch rate of XeF_2 and appropriate selection of the predetermined pattern significantly reduces the time required to release the RF component **10** from the semiconductor substrate **12** compared to prior art methods, as will be appreciated by those of skill in the art. By way of example, a typical etch time to release an RF component from a silicon substrate according to the invention may be about 20 minutes or less.

Additionally, XeF_2 is much less corrosive than prior art etchants, such as KOH and the like. As a

result, the XeF_2 will have little effect on the RF component **10**, so a mask need not be used to protect the RF component. Avoiding such a masking step not only reduces the complexity of manufacturing an RF component but also results in savings in time and costs. Additionally, if silicon, for example, is included in the conductive layer **13**, the material (e.g., photoresist) used to define the pattern for the openings **14** would also serve to protect any exposed silicon from being etched, which would also further prevent additional process steps and reduce production time. The photoresist material will also protect exposed portions of the semiconductor substrate **12** from being unintentionally etched, as will be appreciated by those of skill in the art. Of course, those of skill in the art will also appreciate that the above described method also obviates the need for backside etching, which again reduces processing complexity and costs.

A completed RF component **10** made as described above may be seen in the perspective view of FIG. 9. The RF component **10** includes a dielectric layer **11** having opposing first and second major surfaces **15, 16**, respectively. As can be seen, the first surface **15** is free from the semiconductor substrate **12**. The dielectric layer **11** has a plurality of openings **14** extending between the first and second opposing major surfaces **15, 16**. The RF component **10** also includes a patterned conductive layer **13** on the second major surface of said dielectric layer. The size, placement, and depth of the plurality of openings **14** may be similar to those described above. Each opening **14** may also have respective rounded over edges **17** adjacent the first and second major surfaces **15, 16** formed during

etching of the openings **14**, as will be appreciated by those of skill in the art.

Other devices and techniques using XeF_2 are disclosed in co-pending patent U.S. patent application, 5 serial no. 09/637,069, filed August 11, 2000, also assigned to present assignee, which is hereby incorporated herein in its entirety by reference. In addition, many modifications and other embodiments of the invention will come to the mind of one skilled in 10 the art having the benefit of the teachings presented in the foregoing descriptions and the associated drawings. Therefore, it is to be understood that the invention is not to be limited to the specific embodiments disclosed, and that other modifications and 15 embodiments are intended to be included within the scope of the appended claims.